

FIG. 1  $\alpha$ 




FIG. 1b





FIG. 1c










FIG. 1e












FIG. 3a




FIG. 3b

	WL	BL	SL
Program	Vt/Gnd	Cnd	12V
Erase	14V	Gnd	Gnd
Read	Vcc	1 V	$\mathit{Cnd}$
Reaa	VCC	/ V	Gna

FIG. 4